[11] S. Bhardwaj and S. Vrudhula. A fast and accurate approach for full chip
leakage analysis of nano-scale circuits considering intra-die correlations. In
International Conference on VLSI Design held jointly with 6th International
Conference: Embedded Systems, pages 589-594, 2007.
[12] S. Bhardwaj, S. Vrudhula, P. Ghanta, and Y. Cao. Modeling of intra-die pro-
cess variations for accurate analysis and optimization of nano-scale circuits.
In Conference on Design Automation, pages 791-796, 2006.
[13] BSIM Research Group, http://www-device.eecs.berkeley.edu/ bsim3∕bsim4.html,
seen in June, 2008.
[14] S. M. Burns, M. Ketkar, N. Menezes, K. A. Bowman, J. W. Tschanz, and
V. De. Comparative analysis of conventional and statistical design tech-
niques. In Conference on Design Automation, pages 238-243, 2007.
[15] E. Candes. Compressive sampling. In Int. Congress of Mathematics, pages
1433-1452, 2006.
[16] Y. Cao and L. T. Clark. Mapping statistical process variations toward circuit
performance variability: an analytical modeling approach. In Conference on
Design Automation, pages 658-663, 2005.
[17] H. Chang and S. Sapatnekar. Statistical timing analysis under spatial cor-
relations. IEEE Transactions Computer-Aided Design of Integrated Circuits
and Systems, 24(9):1467-1482, 2005.
87