The name is absent

[6] A. Agarwal, V. Zolotov, and D.’ Blaauw. Statistical clock skew analysis
considering intradie-process variations. IEEE Transactions on Computer-
Aided Design of Integrated Circuits and Systems, 23(8):1231-1242, 2004.

[7] K. Agarwal, F. Liu, C. McDowell, S. Nassif, K. Nowka, M. Palmer,
D. Acharyya, and J. Plusquellic. A test structure for characterizing local
device mismatches. In VLSI Circuits, Digest of Technical Papers., pages
67-68, 2006.

[8] I. Ahsan, N. Zamdmer, O. Glushchenkov, R. Logan, E. Nowak, H. Kimura,
J. Zimmerman, G. Berg, J. Herman, E. Maciejewski, A. Chan, A. Azuma,
S. Deshpande, B. Dirahoui, G. Freeman, A. Gabor, M. Gribelyuk, S. Huang,
M. Kumar, K. Miyamoto, D. Mocuta, and Mahoro. Rta-driven intra-die
variations in stage delay, and parametric sensitivities for 65nm technology.
In VLSI Technology, Digest of Technical Papers., pages 170-171, 2006.

[9] M. Ashouei, M. M. Nisar, A. Chatterjee, A. D. Singh, and A. U. Diril.
Probabilistic self-adaptation of nanoscale emos circuits:’ Yield maximization
under increased intra-die variations. In International Conference on VLSI
Design held jointly with 6th International Conference: Embedded Systems,
pages 711-716, 2007.

[10] R. Baraniuk. A lecture on compressive sensing. IEEE Signal Processing
Magazine, 24(4):118-121, 2007.

86

<<   92   93   94   95   96   97   98   >>

More intriguing information