[42] J. D. Lesser and J. J. Shedletsky: An experimental delay test generator for
Isi logic. IEEE Transactions on Computers, 29(3):235-248, 1980.
[43] X. Li, J. Le, L. T. Pileggi, and A. Strojwas. Projection-based perfor-
mance modeling for inter∕intra-die variations. In International Conference
on Computer-Aided Design, pages 721-727, 2005.
[44] X. Li, P. Li, and L. T. Pileggi. Parameterized interconnect order reduction
with explicit-and-implicit multi-parameter moment matching for inter∕intra-
die variations. In International Conference on Computer-Aided Design,
pages 806-812, 2005.
[45] B. Lin. methods to print optical images at low kl factors. SPIE, 1264:2-13,
1990.
[46] B. Liu. spatial correlation extraction via random field simulation and pro-
duction chip performance regression. In Conference of Design, Automation,
and Test in Europ, pages -, 2008.
[47] F. Liu. A general framework for spatial correlation modeling in vlsi design.
In Conference on Design Automation, pages 817-822, 2007.
[48] Q. Liu and S. Sapatnekar. Confidence scalable post-silicon statistical delay
prediction under process variations. In Conference on Design Automation,
pages 497-502, 2007.
92
More intriguing information
1. Does adult education at upper secondary level influence annual wage earnings?2. Determinants of U.S. Textile and Apparel Import Trade
3. The name is absent
4. An Attempt to 2
5. Novelty and Reinforcement Learning in the Value System of Developmental Robots
6. Structural Conservation Practices in U.S. Corn Production: Evidence on Environmental Stewardship by Program Participants and Non-Participants
7. The name is absent
8. The name is absent
9. The Effects of Reforming the Chinese Dual-Track Price System
10. THE CHANGING STRUCTURE OF AGRICULTURE