Large Scale Integration (VLSI) Systems, 12(2):131-139, 2004.
[61] SeDuMi: self-dual minimization, http://sedumi.mcmaster.ca/, seen in June,
2008.
[62] D. Shamsi, P. Boufounos, and F. Koushanfar. Noninvasive leakage power
tomography of integrated circuits by compressive sensing. In International
Symposium on Low Power Electronics and Design, pages -, 2008.
[63] D. Shamsi, P. Boufounos, and F. Koushanfar. Post-Silicon timing character-
ization by compressed sensing. In International Conference on Computer-
Aided Design, pages -, 2008.
[64] M. Sharma and J. Patel. Bounding circuit delay by testing a very small
subset of paths. In IEEE VLSI Test Symposium, pages 333-341, 2000.
[65] M. Sharma and J. Patel. Finding a small set of longest testable paths that
cover every gate. In IEEE International Test Conference, pages 974-982,
2002.
[66] J.-B. Shyu, G. Temes, and K. Yao. Random errors in mos capacitors. IEEE
Journal of Solid-State Circuits, 17(6):1070-1076, 1982.
[67] SIS: Synthesis of both synchronous and asynchronous sequential circuits.
http://embedded.eecs.berkeley.edu/pubs/downloads/sis/index.htm, seen in
June, 2008.
95